



Fig. 3. An input parasitic capacitor charge/discharge circuit